

Course Title	Digital Systems II & Laboratory				
Course Code	ECE300				
Course Type	Compulsory				
Level	Bachelor (1st Cycle)				
Year / Semester	3 rd Year / 5 th Semester				
Teacher's Name	TBA				
ECTS	12	Lectures / week	3 hours / 14 weeks	Laboratories / week	3 hours / 14 weeks
Course Purpose and Objectives	<p>This course builds on the fundamental knowledge acquired during the prerequisite Digital Systems course and teaches the concepts and principles related to advanced digital design. It focuses on the use of Hardware Description Languages and the implementation of digital systems using reconfigurable logic devices. During the laboratory part of the course, students gain hands-on experience on the digital systems design lifecycle using appropriate CAD tools.</p>				
Learning Outcomes	<p>Upon successful completion of this course, students should be able to:</p> <ul style="list-style-type: none"> • Describe the synchronous design methodology which partitions a system into a control unit section and a data-path section • Develop models of combinational and sequential digital logic circuits using a Hardware Description Language (HDL) • Describe the basic types of reconfigurable logic devices such as simple and complex Programmable Logic Devices (PLDs), and Field Programmable Gate Arrays (FPGAs) • Utilize effectively Computer-Aided Design (CAD) tools for the design of digital logic circuits • Model, simulate, verify, and test digital systems using reconfigurable logic devices such as simple and complex Programmable Logic Devices (PLDs), and / or Field Programmable Gate Arrays (FPGAs) • Describe the concept of a Finite State Machine (FSM), and utilize effectively appropriate FSM modelling tools such as state and timing diagrams 				
Prerequisites	ECE200	Co-requisites	None		
Course Content	<p>Theoretical part</p> <p><u>Basic concepts:</u> Review of fundamental digital logic concepts, Boolean algebra, design of combinational circuits and function minimization tools, design of circuits with memory, flip-flops, sequential circuits, Finite State Machines, Mealy and Moore FSMs,</p>				

	<p>state-reduction, synchronous design using control section and data-path section.</p> <p><u>Introduction to HDL (VHDL, Verilog, or SystemC):</u> Computer-Aided Design of digital systems, history and types of HDLs, modelling of fundamental logic elements using HDLs, structural and behavioural modelling using HDLs, design flow, compilation, simulation, and synthesis of HDL code, case studies.</p> <p><u>Programmable Logic Devices (PLDs):</u> Definition and use of electronic devices which are used to for the development of reconfigurable digital logic circuits, basic types of PLDs, simple PLDs, Read-Only Memory (ROM), Programmable Array Logic (PAL), Programmable Logic Array (PLA), Generic Array Logic (GAL), complex PLDs (CPLDs), Field Programmable Gate Arrays (FPGAs).</p> <p><u>Algorithmic State Machine (ASM) Charts:</u> Definition and components of ASM Charts, ASM blocks, derivation and realizations of ASM Charts, microprogramming techniques for ASM Charts.</p> <p><u>Designing Digital Systems with FPGAs:</u> Designing functions and chains on FPGAs, logic blocks, dedicated FPGA features, HDL synthesis, design mapping, placement, and routing for specific implementation technologies.</p> <p><u>Verification & Testing:</u> Definition and significance of verification in digital systems design, the verification flow, functional verification, timing verification, static timing analysis, design for testability, fault models, testing procedures for combinational and sequential logic circuits, boundary scan and the JTAG standard, memory testing, built-in testing.</p> <p>Laboratory part</p> <p>The laboratory part of the course comprises of a set of experiments which complement the theoretical material covered in class. The experiments focus on the implementation of HDL programming (VHDL, Verilog, or SystemC) within an FPGA / PLD Computer-Aided Design environment, for the purpose of designing, simulating, synthesizing, implementing and testing the operation of combinational and sequential logic circuits. FPGA boards will be used as the target of the synthesis process.</p>
Teaching Methodology	Face- to- face
Bibliography	<p>“<i>Digital Systems Design Using VHDL</i>” by Charles H. Roth Jr., and Lizy K. John</p> <p>“<i>Digital System Design with FPGA</i>”, by Cem Unsalan, and Bora Tar</p> <p>“<i>Digital Design: Principles and Practices</i>”, by John F. Wakerly</p>

	<p>“<i>Digital Design: With an Introduction to the Verilog HDL, VHDL, and SystemVerilog</i>” by M. Morris R. Mano, and Michael D. Ciletti</p> <p>“<i>Fundamentals of Digital Logic with VHDL Design</i>”, by Stephen Brown and Zvonko Vranesic</p>								
Assessment	<table border="1"> <tr> <td>Examinations</td> <td>55%</td> </tr> <tr> <td>Assignments/Lab</td> <td>35%</td> </tr> <tr> <td>Class Participation and Attendance</td> <td>10%</td> </tr> <tr> <td></td> <td>100%</td> </tr> </table>	Examinations	55%	Assignments/Lab	35%	Class Participation and Attendance	10%		100%
Examinations	55%								
Assignments/Lab	35%								
Class Participation and Attendance	10%								
	100%								
Language	English								